Fig 1

Transmit 201   Receive 202

Rx.dat
Receive Memory 215

Depacketizer 216

217

RX controller

Rx.ctrl

215

↑ codes

Control symbol identifier 226

↑ 8

Decoder 225

↑ 9

Receiver 235

Serial symbols

Tx.ctrl

TX controller 213

Control symbol generator 223

↑ 9

Tx.dat
Transmit Memory 211

Packetizer 212

↑ 8

Encoder 221

↑ 9

Data Selector 222

↑ 9

Transmitter 231

Serial symbols

Transport Layer 210

codes →

Link Layer 220

symbols →

Physical Layer 230

Fig 2

Physical Layer

230

235

Receiver

303 Over Sampler

304 Digital PLL

305 Frame Aligner

Rx.dat

301 PLL

302 Clock

231 Transmitter

Tx.dat

Fig 3

Packet

400

Fig 4

Payload 511

500 501 502 503 504 505 506

| Header | Block 1 | Block 2 | Block 3 | Block 4 | Block 5 | Block 6 |

address 500a

570

530 501 502 503 504

| Header | Block 1 | Block 2 | Block 3 | Block 4 |

address 500a

520

531 531a 505 506

| Header | | Block 5 | Block 6 |

address +4

F. 5

T.1

600

Packet Filter Table — cells labeled 8 7 6 5 4 3 2 1 0

610

Packet Memory Before Merge

611 — T3 | Add=25 | Blocks=5
612 — T1 | Add=4 | Blocks=3
613 — T2 | Add=50 | Blocks=10
614 — T1 | Add=0 | Blocks=2

630

Received Packet
T1 | Add=2 | Blocks=2

620

Packet Memory After Merge

611 — T3 | Add=25 | Blocks=5
613 — T2 | Add=50 | Blocks=10
614 — T1 | Add=0 | Blocks=7

Fig 6

```
        ●          ( Send Data      ●
                     Pachet w/
                     segmtatn )
                                701

              ┌──────────────┐
              │ wait for     │
              │ a block      │
              └──────────────┘

                   ╱╲      702              703
                  ╱  ╲         Y    ┌──────────────┐
                 ╱XOFF╲─────────────│ Wait fo XOW  │
                 ╲    ╱              └──────────────┘
                  ╲  ╱
                   ╲╱
                   N

              ┌──────────────┐
              │ Send         │    704
              │ header       │
              └──────────────┘

              ┌──────────────┐
              │ Send one     │    705
              │ block        │
              └──────────────┘

                   ╱╲      706
                  ╱  ╲         Y
                 ╱XOFF╲───────────┐
                 ╲    ╱           │
                  ╲  ╱            │
                   ╲╱             │
                   N              │
                   ╱╲     707     │
              Y   ╱  ╲            │
           ┌─────╱Next╲           │
           │     ╲block╱          │
           │      ╲ready╱         │
           │       ╲╱            │
           │       N ◄───────────┘

              ┌──────────────┐
              │ Send         │    708
              │ CRC          │
              └──────────────┘
```

Fig 7

Receive Data Packet with Segmentation
801

receive data packet

802

select next data packet in packet memory

803
all data packets already selected

Y → 808 add receive packet to packet memory → Done

N

804
N — selected + received packets contiguous

Y 805
update received header

806
merge blocks into received packet

807
remove selected from packet memory

Fig 8

900

901   902

IDLE Sync +Entry Packet (Control) IDLE

903   904

Sync+data Packet (data) IDLE

Sync + packet type

Fig 9A

BIT BUFFER

A8 A7 A6 A5 A4 A3 A2 A1 A0 B8 B7 B6 B5 B4 B3 B2 B1 C0 C8 C7 C6 C5 C4 C3 C2 C1 C0

BIT CONTENT

0 0 1 0 0 0 0 0 0 1 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0

"10" DETECTION

√ √

"10" DETECTION
RESULT

0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0

Symbol

~~DETECTION~~ STARTING
POINTS

✗ ✗ ✗

FIG.10

Fig 9B

Fig. 9C

Packet Memory   211

Control Queue   1010

Packet M   1014   1011   Packet 0

Data Queue

Packet N   1024   1021   Packet 0

1020   1022

Fig. 10

store
packet

retrieve Net
packet 1101

1102

N   Control
     packet   Y

1104   1103

store   store
packet in   packet in
Data Queue   Control Queue

Fig 11

Select
Packet.

Control
Queue
Empty
1201

N → retrieve packet
from control
Queue
1202

Y

Data
Queue
Empty
1203

N → retrieve packet
from data Queue
1204

Y

Select next
symbol of
packet
1205

all symbols
already
selected
1206

Y

N 1207

Send selected
symbol

Fig 12

IDLE   Data   PktPkt   Control   continue   data   IDLE
        Packet   Packet   Packet (cont'd)
1301   1302   1303   1304   1305

1300

Fig 13

Fig 14

Send Packet
w Preemption

1401 retrieve next packet

1402 retrieve next code of retrieved packet

1403 all codes retrieved — Y

N 1404 transmit retrieved code

1405 Preempt — N

Y 1406 transmit preempt primitive

1405 select next code

1408 all codes already selected — Y

1410 transmit continue primitive

N 1409 transmit retrieved code

Receive
Packet

retrieve
next symbol   1501

1502   1503
preempt   W   add to packet
primitive

Y
1504
save current
packet info

1505
Process
Preempting packet

1506
restore saved
packet info

Fig 15

Switch Network 1630

Data Store 1620

Host 1610

Switch 1635

Switch 1636

Switch 1632

Switch 1633

Switch 1634

Switch 1631

T1

Fig 16

Host   Data Store

T_2 T_1

| P4 | P3 | P2 | P1 | | P2 | P1 |

T_1 T_2 T_1 T_1 T_2 T_2 T_2 T_2

$\longrightarrow$

| P2 | P4 | P1 | P1 | P3 | P2 | P1 |

Preserving Packet Order w/. Transactn

19D1

T_2 T_1 T_2 T_2 T_1 T_2

| P2 | P2 | P4 | P3 | P1 | P1 |

T_1 T_2

$\longrightarrow$

| P1 | P2 | P2 | P1 | P2 | P3 | P4 |

No Packet or Transactn Ordering

19O2

Fig 19

Identify
output link for
D.S. Load B

1801

retrieve
data packet

1802

has another
packet of
Xaction been
sent

Y

N

1803

identify same
output link

1804

identify other
output link

Done

Fig 18

host 1901

Data Store Device 1903

SOFTWARE

STORAGE-
LINK-
INTERFACE

HOST
BUS
INTERFACE

SERIAL LINK

SWITCH 1902

SERIAL LINK

STORAGE-
LINK-
INTERFACE

DEVICE

ERRORED PACKET 1907

ERROR MESSAGE 1908

ERRORED PACKET 1904

ERROR MESSAGE 1905

ERROR MESSAGE 1909

ERROR
REPORTING

1906

1910

Fig 19A

Data Stredame 1903

host 1901

DEVICE

STORAGE-
LINK-
INTERFACE

SERIAL LINK

SWITCH 1902

SERIAL LINK

SOFTWARE

STORAGE-
LINK-
INTERFACE

HOST
BUS
INTERFACE

ERRORED PACKET 1911

1912 1941

ERROR MESSAGE 1913

1915

ERRORED PACKET 1916

ERROR
REPORTING

1914 1917

Fig 19B

Handle
Error

1921

receive
error type
information

1922

receive
packet id
information

1923

Generate
error packet

1924

send error
packet to
host

Done

19C

8 b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
0111 0110	011101110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

Fig 21A

Fig 21B

2111

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

2222

2112

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

2221

2110

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

2201

TI (TRANSITION INVERSION)

241

2113

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

2223

PI (POLARITY INVERSION)

242

2200

Fig 21C

2122

IDLE | Packet | PRIM | Packet (cont'd) | IDLE

OOB | OOB

negative disparity

positive disparity

Fig 22

Encode
Code

Optimize
Transitions
2301

Buffer
Symbol
2302

Complete
block or
end of packet
2303
N

Y

running
disparity
==
block
disparity
2304
N

Y 2305

Invent Block

Provide Symbols
To Physical Layer 2306

Done

Fig 23

Optimize Transitions

2401
receive code

2402
count transitions

2403 number of trasitions < 4

N → 2404 set 9th bit to 0

Y 2405
invent every other bit

2406
set 9th bit to 1

2407
symbol is 9th bit + code

Done

Fig 24

Invert
Block

2501

select 1st
symbol of group

2502

inverts every
other bit

2503

select next
symbol of
block

2504

all symbols
already
selected

Y — Done

N 2505

invert bit of
selected symbol

Fig 25

Fig 26

Undo
Block Inversion

2701
Select 1st
Symbol

2702
invent
alternate
bits

2703
select next
symbol

2704
all already
selected

Y — Done

N 2705
invert all
bits

Fig 27

Fig 28

Process Primitive

preempt — 2901 — Y → Signal Preempt — 2904

N

continue — 2902 — Y → Signal continue — 2905

N

idle — 2903 — Y → Signal Idle — 2906

N

Fig 29

Multiport Memory Dance 3000

		Memory Bank N 3027	
Memory Bank 0 3020	Memory Bank 1 3021	. . .	

| Bank cache 3030 | Bank cache 3031 | | Bank cache 3037 |

Switch 3000

Port	Port		Port
Access Layer	Access Layer	. . .	Access Layer
Transport Layer	Transport Layer		Transport Layer
Link Layer	Link Layer		Link Layer
Physical Layer	Physical Layer		Physical Layer
3010	3011		3019

Fig 30

Physical Layer

Fig 31

Output Queue 3202

valid	Port	Data
1	3	11...0
0		
0		
1	3	101...1
...	...	

Input Queue 3201

Port	R/W	Address	Data
3	R	1000	
4	W	4000	10....1
3	W	1000	11...0
3	R	2000	
...			

Fig 32

Access
Layer
(Receive)

Receive
next command 3301

Write 3302
    Y → Process
         Write Command 3305
    N

Read 3303
    Y → Process
         Read Command 3306
    N

Other 3304
    Y → Process
         other command 3307
    N

Fig 33

Process
write
command

3401

retrieve
target Address

3402

Configure
Switch

3403

read next
byte

3404

Done

Done

3405

store
address/data
in Input Queue

3404

increment
address

Fig. 34

Access Layer Transmit

3501

receive next byte

Done 3502

provide byte to transport layer 3503

end of packet 3504

Done

Fig 35

FIGURE 3602EEEEEE

3610

Section 1

3612

3611

COL DEC & COL$ 1

3613

3614

NXm

2N

ROW Addr

ROW DEC

3630

3601

3672

en0

Section 0

3603

COL DEC & COL$ 0

3604

en1

NXm

CR

3650

Cofig

Port

COL Addr

Fig 36

Line Driver 3700

Enable 3707

Data IN 3703

3701

Fixed Driver

3702

Variable Driver

Data Out 3704

RD⁻ 3705

RD⁺ 3706

$RD^+ \wedge \overline{DataIn} = Pull\ down$
$RD^- \wedge DataIn = Pull\ up$

Variable Driver

Fig 37A

Fig 37B

3900

3702

3704 Data Out

3705 RD (Pull uP)

3720
3721
3722
3723

3706 RDT (Pull Down)

3701

3710
3711
3712
3713

3703 Data In

3707 EN

Fig. 38A

Fig. 38B

Fig 39A

Fig 39B

Serial storage channel

| 3x over-sample | 3N-bit data | Phase selector | (N+1)-bit D[0:N] | NULL insert/remover | N-bit data RX_DAT[N-1:0] |

4011

4013

2 bit control V_{N-1}, V_N

4010

4020

DET_NULL

DET_ERR

3N phase clocks

PLL

4012

Local clock

4004

Fig 40

LOCAL CLOCK

CONTROL BIT [V_N, V_{N+1}]

(N+1)-BIT D[0:N]

4101

BIT BUFFER

3N

4103

SYNC. DET
AND
NULL DET.

N

iHF

LD

iPTR

4102

MULTIPLEXER

N-BIT RX_DAT[N-1:0]

uPTR

iHF

POINTER
TRACKER

DET. NULL

DET. ERR

4104

4100

Fig 4

$[V_{N-1}, V_N] = [1,0]$

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 |

C8 → B8 → A8

C7 → B7 → A7

C6 → B6 → A6

C5 → B5 → A5

C4 → B4 → A4

C3 → B3 → A3

C2 → B2 → A2

C1 → B1 → A1

C0 → B0 → A0

Fig 42A

$[V_{N-1}, V_N] = [0,0]$

D0 D1 D2 D3 D4 D5 D6 D7 D8 D9

C8 C7 C6 C5 C4 C3 C2 C1 C0

B8 B7 B6 B5 B4 B3 B2 B1 B0

A8 A7 A6 A5 A4 A3 A2 A1 A0

Fig 42B

D0 D1 D2 D3 D4 D5 D6 D7 D8 D9

C0 C1 C2 C3 C4 C5 C6 C7 C8

B0 B1 B2 B3 B4 B5 B6 B7 B8

A0 A1 A2 A3 A4 A5 A6 A7 A8

Fig 42C

4301

Half line

SYNC. Mark 3

SYNC. Mark 2

SYNC. Mark 1

LD = 1, iHF = 0, iPTR = "001000000"

SYNC. Mark

C0 C1 C2 C3 C4 C5 C6 C7 C8
B0 B1 B2 B3 B4 B5 B6 B7 B8
A0 A1 A2 A3 A4 A5 A6 A7 A8

4302

Half line

SYNC. Mark 3

SYNC. Mark 2

SYNC. Mark 1

LD = 1, iHF = 1, iPTR = "000000100"

SYNC. Mark

C0 C1 C2 C3 C4 C5 C6 C7 C8
B0 B1 B2 B3 B4 B5 B6 B7 B8
A0 A1 A2 A3 A4 A5 A6 A7 A8

Fig. 43

Region C

Region A

Region B

start-of-symbol pointer

Character extraction window

C8   C0

B8   B0

A8 A7   A0

LD = 1, iHF = 0, iPTR = "001000000"

start-of-symbol pointer

Character extraction window

C8   C0

B8   B0

A8 A7   A0

LD = 1, iHF = 1, iPTR = "000000100"

Fig 44

Fig 45

A8 A7 A6 A5 A4 | A3 A2 A1 A0 B8 B7 B6 B5 B4 | B3 B2 B1 B0 C8 | C7 C6 C5 C4 C3 C2 C1 C0

✗ SYNC.Mark

CHARACTER
POINTER LOAD

OVERRUN
EXTEND

OVERRUN
SHIFT

UNDERRUN
SHIFT

UNDERRUN
EXTEND

ERROR

ERROR

Fig 46

Fig. 47A

Old character extraction window

New character extraction window

C8 C7 C6 C5 C4 C3 C2 C1 C0
B8 B7 B6 B5 B4 B3 B2 B1 B0
A8 A7 A6 A5 A4 A3 A2 A1 A0

Fig. 47B

LOCAL CLOCK

SEND.DAT: CHARACTER N-2 | CHARACTER N-1 | NULL(LOW) | CHARACTER N | NULL(HIGH) | CHARACTER N+1 | CHARACTER N+2

RECEIVE.DAT: CHARACTER N-2 | CHARACTER N-1 | NULL(LOW) | CHARACTER N | NULL(HIGH) | CHARACTER N+1 | CHARACTER N+2

RECEIVE.NULL

Null character detection

Old character extraction window

New character extraction window

Fig 48A

LOCAL CLOCK

SEND.DAT — CHARACTER N-2 | CHARACTER N-1 NULL(LOW) | CHARACTER N NULL(HIGH) | CHARACTER N+1 | CHARACTER N+2

RECEIVE.DAT — CHARACTER N-2 | CHARACTER N-1 NULL(LOW) | CHARACTER N-1 NULL(LOW) | CHARACTER N NULL(HIGH) | CHARACTER N+1

RECEIVE.NULL

Fig 48B

C8 C7 C6 C5 C4 C3 C2 C1 C0

B8 B7 B6 B5 B4 B3 B2 B1 B0

New character extraction window

A8 A7 A6 A5 A4 A3 A2 A1 A0

Fig. 49A

C8 C7 C6 C5 C4 C3 C2 C1 C0

B8 B7 B6 B5 B4 B3 B2 B1 B0

Null character detection

Old character extraction window

A8 A7 A6 A5 A4 A3 A2 A1 A0

LOCAL CLOCK

SEND

CHARACTER N-2 | CHARACTER N-1 NULL(LOW) | CHARACTER N NULL(HIGH) | CHARACTER N+1 | CHARACTER N+2

RECEIVE

CHARACTER N-2 | CHARACTER N NULL(HIGH) | CHARACTER N+1 | CHARACTER N+1 | CHARACTER N+2

RECEIVE.NULL

Fig. 49B